Amendment to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application. The following listing provides the amended claims with the amendments marked with deleted material crossed out and new material underlined to show the changes made.

1. (Currently Amended) For an electronic design automation process that uses a wiring model that includes diagonal wiring directions, a method of placing eircuit modules a net in a region of a circuit layout, said placement for a routing operation, wherein said circuit-layout region includes a plurality of nets, and each net has a set of circuit elements, the method comprising:

5

10

15

20

- a) before said routing operation, selecting a net from a plurality of nets in said region;
- b)——for the selected net, computing a delay cost that accounts for potential diagonal wiring during for said routing operation;
 - e) identifying a placement cost from the computed delay cost.
 - 2. (Original) The method of claim 1, wherein the placement cost equals the delay cost.
 - 3. (Currently Amended) The method of claim 1 further comprising:
- a)—for each net in said plurality of nets, computing a delay cost that accounts for potential diagonal wiring during for said routing operation;
 - b) identifying the placement cost from the computed delay costs.
- 4. (Original) The method of claim 3, wherein the placement cost equals the sum of the delay costs.
- 5. (Currently Amended) The method of claim 3, wherein each net represents a set of eircuit elements in the circuit-layout region, wherein computing the delay cost for each net comprises:

Cadence Docket: 2002-077 P 03 Attorney Docket: SPLX.P0124 PTO Serial: 10/046,858

- a) computing a wirelength estimate for each net, wherein the wirelength estimates are computed by accounting for diagonal wiring during for said routing operation;
- b)—computing the delay cost for each net from the computed wirelength estimate for the net.

5

10

- 6. (Currently Amended) The method of claim 5, wherein for at least one net, the delay cost has a linear relationship to is computed from the net's wirelength cost based on a linear relationship.
 - 7. (Currently Amended) The method of claim 5, wherein for at least one net, the delay cost has a non linear relation ship to is computed from the net's wirelength cost based on a non-linear relationship.
 - 8. (Currently Amended) The method of claim 5, wherein the routing said wiring model specifies at least one diagonal routing wiring direction, wherein computing the wirelength estimate for each net comprises:
- a) identifying a bounding box that encloses the <u>a</u> set of circuit elements of the net;
 - b) measuring the distance (D) between two opposing corners of the bounding box by using the following equation, D= [L {S (cos A / sin A)}] + S/sin A,

wherein L is the longest side of the bounding box, S is the shortest side of the bounding box, and A is an angle of <u>said at least</u> one of the diagonal routing directions wiring

direction specified by the wiring model.

9. (Currently Amended) The method of claim 5,

wherein each net comprises a plurality of circuit elements; and

wherein computing the wirelength estimate for each net comprises:

Cadence Docket: 2002-077 P 03 Attorney Docket: SPLX.P0124 PTO Serial: 10/046.858 identifying a connection graph that connects the circuit elements of the net;

identifying the length of the connection graph;

wherein some of the connection graphs include at least one edge that is at least partially diagonal.

- 10. (Currently Amended) The method of claim 5 further comprising:
- a) partitioning the region into a plurality of sub-regions;
- b) wherein computing the wirelength estimate for each net comprises:

identifying the set of sub-regions that contain the net's circuit elements;

10 and

15

20

identifying the length of a set of interconnect lines that traverses the identified set of sub-regions;

- e)—wherein some of the identified interconnect lines are at least partially diagonal.
- 11. (Currently Amended) The method of claim 3, wherein the placement metric quantifies the placement cost is the cost of an initial placement configuration.
 - 12. (Currently Amended) The method of claim 11, wherein the initial placement configuration is specified by a placer that does not account for the router's potential diagonal wiring during for said routing operation.
 - 13. (Currently Amended) The method of claim 12 further comprising:
- a) for a net in said circuit-layout region, said net comprising at least one circuit module, modifying the a position of at least one said circuit module in the circuit-layout region; and
- b)—after said modification, computing a delay cost associated with said position that accounts for potential diagonal wiring during for said routing operation.

Cadence Docket: 2002-077 P 03 Attorney Docket: SPLX.P0124 PTO Serial: 10/046,858

- 14. (Currently Amended) The method of claim 1, wherein the electronic design automation process includes said routing operation, wherein said routing operation comprises uses a router that uses diagonal wiring to route the nets in the circuit-layout region.
- 15. (Original) The method of claim 14, wherein the router also uses Manhattan wiring to route the nets in the circuit-layout region.

5

10

15

20

- 16. (Currently Amended) For a placer that partitions a region of a circuit layout into a plurality of sub-regions, a method of computing placement costs, the method comprising:
- a)——for a set of sub-regions, identifying a connection graph that connects the set of sub-regions, wherein the connection graph has at least one edge that is at least partially diagonal; and
 - b) identifying a delay cost from an attribute of the connection graph; and identifying a placement cost from said computed delay cost.
- 17. (Original) The method of claim 16, wherein the attribute is the length of the connection graph, and the delay cost is derived from the length of the connection graph.
- 18. (Currently Amended) The method of claim 16, wherein the method computes delay costs of nets in the circuit-layout region, and each net represents a set of circuit elements in the circuit-layout region, the method further comprising:

before the identification of the connection graph, identifying the set of sub-regions as the set that contains a net comprising said the set of circuit elements of a net;

wherein the delay cost is a placement cost for the net.

- 19. (Currently Amended) The method of claim 18 further comprising:
- from a storage structure, retrieving the delay cost based on the identity of the said identified set of sub-regions.
 - 20. (Currently Amended) The method of claim 18 further comprising:

Cadence Docket: 2002-077 P 03 Attorney Docket: SPLX.P0124 PTO Serial: 10/046.858 from a storage structure, retrieving the attribute based on the identity of the said identified set of sub-regions.

- 21. (Currently Amended) The method of claim 18 further comprising: for each net in the circuit-layout region,
- (i)-identifying a set of sub-regions that contains the set of circuit elements of the net;
 - (ii) identifying a connection graph that connects the set of sub-regions;
- (iii) identifying the delay cost from an attributed of the connection graph identified for the net; wherein some connection graphs have at least one edge that is at least partially diagonal;

identifying an overall placement cost from the identified delay cost of each net.

22. (Original) The method of claim 16, wherein the connection graph is a Steiner tree.

15

5

10

Cadence Docket: 2002-077 P 03 Attorney Docket: SPLX.P0124

PTO Serial: 10/046,858